UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/847,991	05/02/2001	Jason Seung-Min Kim	NVID-P003124	5788
45594 7590 05/14/2010 NVIDIA C/O MURABITO, HAO & BARNES LLP TWO NORTH MARKET STREET THIRD FLOOR			EXAMINER	
			MYERS, PAUL R	
SAN JOSE, CA			ART UNIT	PAPER NUMBER
			2111	
			MAIL DATE	DELIVERY MODE
			05/14/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	09/847,991	KIM ET AL.			
Office Action Summary	Examiner	Art Unit			
	Paul R. Myers	2111			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
Responsive to communication(s) filed on 15 № 2a) This action is FINAL . 2b) This 3) Since this application is in condition for alloward closed in accordance with the practice under E	s action is non-final. nce except for formal matters, pro				
Disposition of Claims					
 4) ☐ Claim(s) 53-76 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 53-76 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement. 					
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposed and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate			

Application/Control Number: 09/847,991 Page 2

Art Unit: 2111

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 3/15/10 have been fully considered but they are not persuasive.

Applicants argument that Zucker et al does not teach the amended "wherein said memory controller is further operable to enable each processor of said plurality of processors to simultaneously access a respective portion of a memory resource of said plurality of memory resources": The examiner notes that the claim does not read simultaneously access the same memory location but to simultaneously access a respective portion of a memory resource. A memory resource is any set of memory or memories in a system. Any grouping of Zucker et al's memory modules is a memory resource. Zucker teaches not simultaneously accessing the same memory module. As discussed in the previous action this implies but does not expressly state that this allows simultaneous accesses to different memory locations. Therefore Frankeny et al was cited for expressly teaching simultaneous accesses. While the claim language does not require the memory resource to be a single chip/ module. The examiner notes dual ported memories are well known in the art for allowing simultaneous accesses to different portions of the same memory chip. It would have been obvious to a person of ordinary skill in the art at the time of the invention to allow simultaneous accesses to different portions of the same chip using a dual ported ram because this would have reduced the amount of memory unavailable for accessing at any particular point in time. Previously cited reference to Rao PN 6,173356 teaches a "multi-port DRAM" which handles contention if simultaneous access requests are made to the same memory location. PN 6,456,628 to Greim et al cited by applicants teach a Dual ported

SRAM allowing simultaneous accesses. And newly cited PN 4,125,877 to Reinert is cited because it expressly teaches a dual ported memory that allows simultaneous accesses to different memory cells of the same memory.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zucker et al PN 3,805,247 in view of Frankeny et al PN 5,949,982.

In regards to claims 53, 62, 71, 74: Zucker et al teaches a system (figure 8) comprising: a plurality of memory resources (subsets of memory modules attached to 76); a plurality of peripheral resources (Devices attached to 76); a plurality of processors (10); a memory controller (80, 84 and 86) coupled to said plurality of processors (10) and said plurality of memory resources (attached to 76), wherein said memory controller (80, 84 and 86) comprises a first resource controller (80) operable to control access of said plurality of processors (10) to said plurality of memory resources (attached to 76), wherein said first resource controller (80) is further operable to implement respective buses (connection from processors middle item 70 to the resource controllers OSN 84) for coupling said plurality of processors (10) to said plurality of

Art Unit: 2111

memory resources (attached to 76), and wherein said memory controller (80, 84 and 86) is further operable to enable each processor (10) of said plurality of processors to simultaneously access (the communications are independent they are using different buses) a respective portion of a memory resource of said plurality of memory resources (attached to 76); and a peripheral controller (82, 84 and 86) coupled to said plurality of processors (10) and said plurality of peripheral resources (Devices attached to 76), wherein said peripheral controller (82, 84 and 86) comprises a second resource controller (82) operable to control access of said plurality of processors (10) to said plurality of peripheral resources (Devices attached to 76), and wherein said second resource controller (82) is further operable to implement respective buses (84 and 86 are crossbar switches) for coupling said plurality of processors (10) to said plurality of peripheral resources (Devices attached to 76). Zucker teaches preventing accessing to the same memory modules at the same time implying accessing of different memories and different peripherals at the same time. (Column 11 line 28-43 and Column 10 line 41 to column 11 line 59). Zucker however does not expressly state that simultaneous access to different memories is performed. Frankeny expressly teaches simultaneous communications to different resources (Abstract, (Column 2 lines 7 to 23)). It would have been obvious to allow simultaneous communications to different resources in the system of Zucker because this would have prevented stalling a processor to access a resource that is not in use.

In regards to claims 54, 63: Zucker et al teaches a timer component (Clock 20 and 53) coupled to the controllers to control timing of the controllers.

In regards to claims 55-57, 64-66, 75-76: Zucker teaches the processors performing operations in parallel.

Art Unit: 2111

In regards to claims 58, 67, 73: Zucker teaches a semaphore (Lock Column 12 lines 18-32).

In regards to claims 59, 68: Zucker teaches the processors communicating through crossbar switches to memories and devices via cross bar switches. Zucker however does not expressly teach the processors being able to communicate with each other. Zucker does teach them both being able to access the lock to determine if the other processor is accessing the desired shared resource. Frankeny et al teaches a plurality of processors communicating to each other and a plurality of memories and a plurality of I/O devices via a crossbar switch. It would have been obvious to allow the processors to also communicate with each other because this would have allowed for functions such as symmetrical multiprocessing.

In regards to claims 60, 69, 72: Zucker teaches the priority scheme being round robin (revolving priority Column 8 lines 11-21)

In regards to claims 61, 70: Zucker teaches the claimed computer system. Zucker however does not teach the system is portable. Official notice is taken that portable computers are well known. It would have been obvious to a person of ordinary skill in the art at the time of the invention to include Zucker et al's design in a portable computer because this would have made it portable.

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Paul R. Myers whose telephone number is 571 272 3639. The

examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mark Rinehart can be reached on (571) 272-3632. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Paul R. Myers **Primary Examiner**

Art Unit 2111

/Paul R. Myers/

Primary Examiner, Art Unit 2111